Design of Low-Power ÷16/17 Prescaler Using Powerpc Flip-Flops

Abstract: Pre-scalar, this is considered as the most critical block in the design of frequency conflation plays veritably important part, whenever we talk about high frequency operation. These blocks are used generally in PLLs for frequency conflation. Rigorous trials have proved that the major donation for power dispersion in ADPLL is because of pre-scalar block. Hence it becomes veritably pivotal to design the pre-scalar block with minimal power dispersion. In this paper we borrow a fashion of using Power PC flip-flop to design a divide by 16/17pre-scalar, which consumes veritably minimal power. The propound circuit operates up to 1 GHz consuming veritably lower power of 0749mW. The affair frequency is in the range of 50 MHz to 60 MHz. Low power peak by 16/17pre-scalar using Power PC flip bomb is proposed at 0.12 µm CMOS technology using BSIM4 model at a force of 1.2 V. The circuit is schematically vindicated in DSCH 3.8. The layout verification was carried out in Microwind2. From the simulation it was observed that veritably minimal power dispersion was attained with a minimal face area of 1875.9 µm².

Power PC flip flop, Pre-scalar, dual modulus, frequency synthesis, ADPLL

1. Badiali A, Borgarino M. Low-Power Silicon-Based Frequency Dividers: An Overview. Electronics. 2025 Feb 8;14(4):652. [Google Scholar] [Crossref]

2. Siddaiah PB, Narsepalli S, Mittal S, Rehman A. Area and power efficient divide-by-32/33 dual-modulus pre-scaler using split-path TSPC with AVLS for frequency divider. Journal of Electrical Engineering. 2023;74(5):403-12. [Google Scholar] [Crossref]

3. Javeed M, Sami M, Srujana T. Design of a Clock Distribution Network using Combined Programmable, Swallow Counters and Low Power Prescaler. [Google Scholar] [Crossref]

4. Ramanuj, P., 2019. Design and Analysis of Frequency Synthesizer (Doctoral dissertation, Institute of Technology). [Google Scholar] [Crossref]

5. Anirvinnan P, Parashar VS, Bharadwaj DA, Premananda BS. Low power AVLS-TSPC based 2/3 pre-scaler. Int. J. Eng. Adv. Technol. 2019 Oct;9(1):6687-93. [Google Scholar] [Crossref]

6. TRIPATHY, D.R., 2016. Design of Low power Dividers for a Bluetooth Frequency Synthesizer (Doctoral dissertation, INDIAN INSTITUTE OF TECHNOLOGY MADRAS). [Google Scholar] [Crossref]

7. Rai S, Singh J. Low Power, Noise-Free 4/5 PrescalarUsing Domino Logic. International Journal of Electrical, Electronics and Computer Engineering. 2015 Jul 1;4(2):154. [Google Scholar] [Crossref]

8. Indhumathi A, Sathishkumar A. A low power single phase clock distribution using VLSI technology. In2013 International Conference on Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System (ICEVENT) 2013 Jan 7 (pp. 1-5). IEEE. [Google Scholar] [Crossref]

9. Jia S, Wang Z, Li Z, Wang Y. A novel low-power and high-speed dual-modulus prescaler based on extended true single-phase clock logic. In2016 IEEE International Symposium on Circuits and Systems (ISCAS) 2016 May 22 (pp. 2751-2754). IEEE. [Google Scholar] [Crossref]

10. Jung M, Fischer G, Weigel R, Ussmueller T. A CMOS divider family for high frequency wireless localization systems. In2012 International Semiconductor Conference Dresden-Grenoble (ISCDG) 2012 Sep 24 (pp. 29-32). IEEE [Google Scholar] [Crossref]

• Decision Tree and Automatic Linear Modeling Approaches to Predict Body Weight in Indigenous Sabi Sheep and Matebele Goat Females of Zimbabwe
• Microcontroller – Based Automatic Railway Crossing Control and Track Obstacle Monitoring System
• Modelling the Role of Absorptive Capacity in Foreign Direct Investment - Economic Growth Nexus: A Focus on South Africa’s Manufacturing Sector
• AI-Powered Wristband for Accurate BAC Monitoring Using Smart Data Fusion
• Climate Change Impacts on Different Regions