Development of Comparative Design of Reversible and Irreversible 32-BIT ALUs

As technology increases everyone wants more features with in a small size electronic gadget, to make them smaller, quicker, more compact and increasing integration density we need to decrease the size of the transistors but due to the decrease in size challenges like power efficiency and heat management becomes major concerns in VLSI design.

Traditionally we are using the irreversible gates in digital circuits but during digital operations input information losing which directly contributes the energy dissipation according to Landauer's principle. But Reversible gates make every output corresponds to unique input and prevents the information loss thereby reduces the power dissipation. In this work, we compared a 32-bit Arithmetic Logic Unit (ALU) designed with both irreversible logic gates and reversible ALU constructed with Peres gate.

The reversible design has a Quantum Cost of 384 and produces 128 garbage outputs. Both ALUs were coded in Verilog and implemented on Xilinx Artix-7 FPGA. We evaluated performance of ALUs based on theoretical metrics and actual hardware performance metrics. The reversible ALU shows a significant performance by reducing power dissipation to 70mW compared to the 211mW of the irreversible ALU.

However, its latency was slightly higher at 22.737 ns compared to irreversible design latency(20.214ns) due to the routing overhead. our analysis indicates that reversible logic is very fast in logic implementation but delay is mainly due to the routing overhead, in this case there were 128 garbage outputs on FPGA. This study demonstrates that reversible logic uses lower energy compared to conventional designs by careful handling of routing and I/O complexity.

Reversible Logic, Arithmetic Logic unit (ALU), Fredkin Gate, Feynman Gate, Toffoli Gate, Peres Gate, Irreversible ALU, Quantum Cost, Garbage Outputs, Verilog HDL.

1. R. Landauer, "Irreversibility and Heat Generation in the Computing Process," IBM Journal of Research and Development, 1961. [Google Scholar] [Crossref]

2. C. H. Bennett, "Logical Reversibility of Computation," IBM Journal of Research and Development, 1973. [Google Scholar] [Crossref]

3. T. Toffoli, "Reversible Computing," ICALP / Springer LNCS (chapter), 1980. [Google Scholar] [Crossref]

4. E. Fredkin and T. Toffoli, "Conservative Logic," International Journal of Theoretical Physics, 1982. [Google Scholar] [Crossref]

5. A. Peres, "Reversible Logic and Quantum Computers," Physical Review A, 1985. [Google Scholar] [Crossref]

6. D. Maslov et al., "Reversible Logic Synthesis with Fredkin and Peres Gates," ACM (Proceedings), 2007. [Google Scholar] [Crossref]

7. G. Yang et al., "Majority Based Reversible Logic Gates," Theoretical Computer Science, 2005. [Google Scholar] [Crossref]

8. C. Jose et al., "An FPGA Implementation of Low Dynamic Power & Area Optimized 32-bit ALU using Reversible Decoder Controlled Combinational Circuits," International Journal of Applied Engineering Research, 2018. [Google Scholar] [Crossref]

9. S. M. Swamynathan and V. Banumathi, "Design and Analysis of FPGA-Based 32-bit ALU using Reversible Gates," ResearchGate preprint / project notes, 2017–2018. [Google Scholar] [Crossref]

10. (Authors listed on RG page), "Comparison of 32-bit ALU for Reversible Logic and Irreversible Logic," ResearchGate preprint, 2021. [Google Scholar] [Crossref]

11. (JETIR), "32-bit FPGA-Based ALU Employing Reversible Logic," Journal of Emerging Technologies and Innovative Research, 2024. [Google Scholar] [Crossref]

12. (IRJET), "Performance Optimization of 32-bit ALU Implemented with Reversible Logic Gates," IRJET, 2024. [Google Scholar] [Crossref]

13. (Journal of Current Research and Development), "An Optimization of ALU using Reversible Logic Gate," Journal CRD, 2025. [Google Scholar] [Crossref]

14. S. S. et al., "Design and Analysis of Reversible Control Unit for Arithmetic and Logical Operations," International Journal of Research in Engineering and Science (IJRES), 2022. [Google Scholar] [Crossref]

15. (IJIRSET), "64-Bit FPGA-Based ALU Employing Reversible Logic," Int. Journal of Innovative Research in Science, Engineering and Technology, 2025. [Google Scholar] [Crossref]

16. S. Nagaraj, B. Chakradhar, B. V. Krishna, and D. Sarkar, "Comparison of 32-bit ALU for Reversible Logic and Irreversible Logic," [Google Scholar] [Crossref]

17. IEEE Innovations in Power and Advanced Computing Technologies (i-PACT), 2021. [Google Scholar] [Crossref]

18. P. Keerthana et al., "Review on Design and Analysis of ALU Using Reversible Logic," IJRAMT, 2022. [Google Scholar] [Crossref]

19. G. Sanjeevaiah and S. B. Gajanan, "MF-RALU: Multi-Functional Reversible ALU for Processor Design on FPGA," International Journal of Electrical and Computer Engineering (IJECE), 2023. [Google Scholar] [Crossref]

• Drone-Based Phenotyping and its Utilization in Crop Improvement: A Review
• An IoT-Enabled Smart Healthcare Monitoring System Using Machine Learning for Early Health Risk Prediction
• Strategic Integration of Artificial Intelligence for Achieving Operational Excellence in Container Freight Stations Using Evidence from Chennai, India
• Adoption of OTT platforms: Analyzing User Behavior through the UTAUT2 Model
• Customers’ Buying Behaviour in Relation to Online Food Delivery (Evidence from National Capital Region (NCR) of India)