Optimized 2/3 Prescaler Design Using Different Logic Families in 45nm CMOS Process

Abstract: Frequency division is a key application of flip-flops, particularly in wideband frequency synthesizers based on phase-locked loops (PLLs). In such systems, the high-frequency output from the voltage-controlled oscillator (VCO) is typically fed directly into a prescaler, also known as an N/N+1 counter, which serves as a critical building block. As semiconductor technology continues to scale down, both the channel length and supply voltage are significantly reduced. Consequently, the prescaler must operate reliably at higher frequencies and under lower voltage conditions.

LT-Spice-IV, VCO (voltage-controlled oscillator), DMP (Dual Modulus Prescaler) TG (transmission gate), PTL (pass transistor logic).

1. Badiali, Alessandro, and Mattia Borgarino. "Low-Power Silicon-Based Frequency Dividers: An Overview." Electronics 14.4 (2025): 652. [Google Scholar] [Crossref]

2. Deshpande, Yogita, and Yogita Vaidya. "Current Crafting: Mastering Low-Power Configuration Methods." 2023 International Conference on Next Generation Electronics (NEleX). IEEE, 2023. [Google Scholar] [Crossref]

3. Shaik Peerla, Rizwan, Ashudeb Dutta, and Bibhu Datta Sahoo. "An Extended Range Divider Technique for Multi-Band PLL." Journal of Low Power Electronics and Applications 13.3 (2023): 43. [Google Scholar] [Crossref]

4. Maity, Subhanil, and Sanjay Kumar Jana. "Design of a power-performance-area (PPA) optimized MOS current mode logic pre-scaler." Circuits, Systems, and Signal Processing 42.10 (2023): 5783-5798. [Google Scholar] [Crossref]

5. Daniels, Kyle. Low-Power, High-Performance Frequency Dividers for a Phase-Locked Loop. MS thesis. Auburn University, 2020. [Google Scholar] [Crossref]

6. Liao, Dongyi, et al. "An mm-wave synthesizer with robust locking reference-sampling PLL and wide-range injection-locked VCO." IEEE Journal of Solid-State Circuits 55.3 (2020): 536-546. [Google Scholar] [Crossref]

7. Bingham, Ned, and Rajit Manohar. "QDI constant-time counters." IEEE Transactions on Very Large-Scale Integration (VLSI) Systems 27.1 (2018): 83-91. [Google Scholar] [Crossref]

8. Gangasani, Gautam. Architectures and Circuits Leveraging Injection-Locked Oscillators for Ultra-Low Voltage Clock Synthesis and Reference-less Receivers for Dense Chip-to-Chip Communications. Diss. Columbia University, 2018. [Google Scholar] [Crossref]

9. Marković, Dejan. "2.3 Synthesis of CMOS Pass-Transistor Logic." Digital Design and Fabrication (2017): 39. [Google Scholar] [Crossref]

10. Bai, Yuxin, et al. "Architecting a MOS current mode logic (MCML) processor for fast, low noise and energy-efficient computing in the near-threshold regime." 2015 33rd IEEE International Conference on Computer Design (ICCD). IEEE, 2015. [Google Scholar] [Crossref]

• Advanced Techniques for Fake News Detection on Twitter Using NLP and AI: A Comprehensive Review
• Review of Self Compacting Geopolymer Concrete Using Slag Sand as Fine Aggregate
• Performance of Local Construction Contractors – Case Study of Registered Contractors in Monrovia, Liberia
• Cross-Cultural Perspectives on Innovation Management in Multinational Organizations
• Modeling of Reaction Between Dissolved Oxygen (DO) And Biological Oxygen Demand (BOD) in Degradation River