Low Power High Speed Multiplier Based on Spurious Power Suppression Techniue

Abstract: A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. Multiplier is such an important element which contributes substantially to the total power consumption of the system. On VLSI level, the area also becomes quite important as more area means more system cost. Speed is a key parameter while designing a multiplier for a specific Application. These three parameters i.e. power, area and speed are always traded off. Speaking of DSP processors, area and speed are the most important factors. But sometimes, increasing speed also increases the power consumption, so there is an upper bound of speed for a given power criteria. Considering the battery operated portable multimedia devices, low power and fast designs of multipliers are more important than area. Generally as we know multiplication goes in two basic steps, Partial product and then addition. Hence in this paper we have first tried to design ripple carry adder and carry select adder and compare their speed and complexity of circuit i.e. the area occupied. While comparing the adders we found out that Ripple Carry Adder had a smaller area while having lesser speed, in contrast to which Carry Select Adders are high speed but posses a larger area. The result is a completely synthesized Efficient 8-by-8 shift and adds multiplier with low power and low area compared to the low power structure called bypass zero, feed a directly (BZ-FAD) TECHNIQUE of shift-and-add multipliers. The simulation result for 8 bit multipliers shows that the proposed low power architecture lowers the total power consumption by 51.11% when compared to the conventional architecture.

Low power multiplier, Controller, Shift and Add multiplier, Partial Products, Sources of switching activities

1. Lakshmi A, Kyung Tae Kim, Tanmayi M, Pavani Z,."Design of low-power multiplier using spurious power suppression technique”, Journal of Engineering and Applied Science, ARTICLE no.86, 2023 [Google Scholar] [Crossref]

2. M.Mottaghi Dastjerdi ,A.afzali Kusha,m.Pedram “BZFAD A Low Power Low Area Multiplier Based on Shift and Add Architecture “ IEEE Trans. Very Large Scale Integr .(VLSI)Syst., Vol.17, no-2,pp302-306, Feb. 2009. [Google Scholar] [Crossref]

3. C.N.Marimuthu, Dr.P. Thangaraj, Aswathy Ramesan” Low Power Shift And Add Multiplier Design”, in International Journal of Computer Science and Information Technology, Volume 2, Number 3, June 2010 [Google Scholar] [Crossref]

4. B.Parhami Computer arithmetic algorithms and Hardware designs 2 nd ed.Oxford U.K. Oxford Univ, Press 2010. [Google Scholar] [Crossref]

5. Chen K.H., Chen Y.M. and Chu Y.S. (May 2007) “A Versatile Multimedia functional Unit Design Using the Spurious Power suppression Technique” in Proc.IEEE Asian Solid State Circuits Conf., pp111-114. [Google Scholar] [Crossref]

6. K.-H. Chen and Y.-S. Chu, “A low-power multiplier with the spurious power suppression technique,” IEEE Trans. Very Large Scale Integration,(VLSI) Syst., vol. 15, no. 7, pp. 846–850, Jul. 2007. [Google Scholar] [Crossref]

7. Ercegovac M.D. and Huang Z. (March 2006) “High performance low power left to right array multiplier design” IEEE Trans. Comput., Vol-54, no-2, pp 272-283. [Google Scholar] [Crossref]

8. J. S. Wang, C. N. Kuo, and T. H. Yang, “Low-power fixed-width array multipliers,” in Proc. IEEE Symp. Low Power Electron. Des., 2004, pp. 307–312. [Google Scholar] [Crossref]

9. O.T. Chen, S.Wang and Y, W.Wu "Minimization of switching activities of partial products for designing low power multipliers" IEEE Trans. Very Large Scale Integer .(VLSI)Syst. , Vol .11, No-3, pp418-433, June 2003. [Google Scholar] [Crossref]

10. N.Y.Shen and O.T.C.Chen."Low power multipliers by minimizing switching activities of partial products" in Proc. IEEE Int.Symp.Circuits Syst., May 2002, Vol.4, pp 93-96. [Google Scholar] [Crossref]

11. V.P. Nelson, H.T.Nagle, B.D.Carroll and J.I.David Digital logic circuits analysis and design PH Hall ,1996. [Google Scholar] [Crossref]

12. A. Chandrakasan and R. Brodersen, “Low Power CMOS Digital Design”, IEEE J. Solid State Circuits, Vol.27, no.4, pp 473-484, Apr 1992. [Google Scholar] [Crossref]

• Advanced Techniques for Fake News Detection on Twitter Using NLP and AI: A Comprehensive Review
• Review of Self Compacting Geopolymer Concrete Using Slag Sand as Fine Aggregate
• Performance of Local Construction Contractors – Case Study of Registered Contractors in Monrovia, Liberia
• Cross-Cultural Perspectives on Innovation Management in Multinational Organizations
• Modeling of Reaction Between Dissolved Oxygen (DO) And Biological Oxygen Demand (BOD) in Degradation River